Buffer Symbol
Definition: The Buffer symbol represents a non-inverting digital logic gate that reproduces its input signal at its output without logical inversion, providing signal amplification and electrical isolation between circuit stages, depicted in schematics as a triangle pointing from input to output per IEC 60617-12 and ANSI Y32.2 / IEEE 315 logic gate symbol conventions.
Also known as: buffer gate, logic buffer, non-inverting buffer, unity-gain buffer, driver, line driver, digital buffer.
What the Buffer symbol means
The Buffer symbol represents a logic gate whose output replicates the logic state of its input: a logic HIGH input produces a logic HIGH output, and a logic LOW input produces a logic LOW output, with no inversion. The buffer does not change the logical value but provides electrical drive capability — it can source or sink more current than the original driving gate, enabling the signal to fan out to multiple loads or drive longer PCB traces and cables without signal degradation.
Buffers are essential in digital circuit design for isolating sensitive driver stages from high-capacitance loads, restoring signal margins on long PCB traces, and driving multiple parallel loads (fan-out buffering). They appear in microcontroller GPIO expander circuits, bus driver stages, and clock distribution networks.
How to identify the Buffer symbol
The Buffer symbol is drawn as a triangle with the input lead (In) entering the flat left side and the output lead (Out) exiting the apex on the right. The triangle points in the signal direction (left to right). Unlike a NOT gate (inverter), the buffer triangle has no bubble (small circle) at its output, indicating non-inverting operation. IEC 60617-12 uses a rectangle with a '1' qualifier inside to denote buffer function; ANSI Y32.2 / IEEE 315 uses the triangle shape.
Function in a circuit
A buffer gate accepts a logic-level input (typically 0 V or VCC representing logic 0 or 1) and drives the output to the same logic state with increased current capability. Standard CMOS buffers (e.g. 74HC125, 74HC244) can source and sink up to 25–35 mA per output, compared to 4–8 mA for a standard logic gate. Some buffers are tri-state (three-state), adding a third high-impedance (Hi-Z) output state controlled by an enable pin, which allows multiple drivers to share a common bus without conflict.
Standards: IEC vs ANSI
| IEC 60617 | IEC 60617-12 (binary logic elements) defines the buffer using a rectangular block symbol with the qualifying symbol '1' (a single 1 inside the rectangle) to indicate a single-input non-inverting driver function. Dependency notation follows IEC 60617-12 and IEEE 91-1984. |
|---|---|
| ANSI/IEEE 315 | ANSI Y32.2 / IEEE 315 and IEEE 91-1984 (logic diagrams) define the buffer as a triangular symbol with the apex pointing in the signal direction and no inversion bubble at the output. The triangle shape is the universally recognised form in North American schematics. |
| Key difference | IEC 60617-12 uses a rectangle with '1' inside for a buffer, while ANSI Y32.2 / IEEE 315 uses a triangle. Both symbols represent the same non-inverting, current-amplifying function. The ANSI triangle is the most widely recognised form in digital electronics education and documentation. |
Terminals / pins
| Pin | Name |
|---|---|
| in | In |
| out | Out |
Typical values
Supply voltage: 2–6 V (74HC/HCT family), 1.2–3.6 V (74LVC family), 3–18 V (4000B CMOS). Output current: 25–35 mA sink/source (74HC), up to 64 mA (74ACT). Propagation delay: 5–15 ns (74HC at 5 V). Fan-out: typically 10–50 standard logic loads.
Where the Buffer symbol is used
- Clock buffer and distribution circuits where a single oscillator output must drive many flip-flop clock inputs simultaneously without skew or degraded edges
- Bus interface driving where a microcontroller data bus must drive multiple memory ICs or peripheral chips in parallel (e.g. 74HC244 address buffer)
- GPIO output protection where a buffer isolates a microcontroller pin from high-capacitance loads such as long PCB traces or ribbon cables
- Level restoration on long signal lines where noise and capacitive loading have degraded signal edges, restoring sharp transitions
- Tri-state bus arbitration where multiple tri-state buffers share a common data bus, with only one enabled at a time per 74HC245 bidirectional bus transceiver usage
- LED and indicator driving where a buffer or driver IC provides sufficient current to light LEDs without overloading a logic gate output
Example
In an 8-bit microprocessor address bus design, eight Buffer symbols (74HC244 octal buffer) are shown between the CPU address output lines and the EPROM and RAM address input lines; the buffer's active-low enable pin connects to the ALE (Address Latch Enable) signal, allowing the address bus to drive the memory chips' address inputs with adequate drive current while isolating the CPU outputs from the combined capacitive load of all connected memory devices.
Key facts
- The buffer symbol represents a non-inverting logic gate: logic HIGH in gives logic HIGH out, logic LOW in gives logic LOW out — no logical inversion occurs.
- IEC 60617-12 draws a buffer as a rectangle with '1' inside; ANSI Y32.2 / IEEE 315 draws a triangle pointing in the signal direction with no output bubble.
- Pins: In (logic input) and Out (logic output); tri-state buffers add an OE or Enable pin (active LOW or HIGH) that places the output in high-impedance state when deasserted.
- The primary purpose of a buffer is to increase current drive capability (fan-out) — standard 74HC buffers source/sink 25–35 mA versus 4–8 mA for basic logic gates.
- Tri-state buffers (74HC125, 74HC244) add a high-impedance output state for bus sharing; when disabled, the output is disconnected from the bus, preventing bus contention.
- The designator for a buffer IC in schematics is U (general IC designator) with a number; individual buffer gates within an IC are labelled U1A, U1B, etc.
- A buffer must not be confused with a NOT gate (inverter), which also uses a triangle symbol but adds a small circle (bubble) at the output apex indicating logical inversion.
- Digital buffers are characterised by propagation delay (typically 5–15 ns for 74HC at 5 V) — important in timing analysis of synchronous digital systems.
Frequently asked questions
What does the buffer symbol look like in a circuit diagram?
The buffer symbol in ANSI Y32.2 / IEEE 315 is a triangle with the input on the flat left side and the output at the apex (right point), with no circle at the output. The IEC 60617-12 symbol is a rectangle with the number '1' inside. The triangle shape is the most widely used form in textbooks and electronic schematics.
What does the buffer symbol mean in a schematic?
The buffer symbol means the signal passes through unchanged in logic value (non-inverting) but with increased current drive capability. It indicates electrical isolation and fan-out amplification between stages, allowing one driver to feed multiple downstream loads without signal degradation.
What is the difference between a buffer and an inverter (NOT gate) symbol?
Both use the same triangle shape, but an inverter (NOT gate) has a small circle (inversion bubble) at the output apex, indicating logical inversion (HIGH becomes LOW, LOW becomes HIGH). A buffer has no output bubble and is non-inverting. The presence or absence of the bubble is the sole visual distinction between the two symbols.
What is the IEC symbol for a buffer gate?
IEC 60617-12 defines the buffer as a rectangular logic block with the qualifying symbol '1' inside the rectangle. The input enters from the left and the output exits from the right. This notation is part of the IEC/IEEE dependency-notation logic symbol system defined in IEEE 91-1984.
What is a tri-state buffer and how does its symbol differ?
A tri-state buffer has three output states: logic HIGH, logic LOW, and high-impedance (Hi-Z). The tri-state buffer symbol adds an enable input (OE — Output Enable, usually active LOW) to the standard buffer triangle. When OE is deasserted, the output floats disconnected from the bus. Tri-state buffers are used to allow multiple devices to share a common bus line.
What is the designator letter for a buffer in an electrical schematic?
Buffer ICs use the general IC designator U (or IC) followed by a number (e.g. U1, U2). Individual buffer gates within a multi-gate IC package are labelled with a letter suffix (U1A, U1B, etc.). ANSI Y32.2 / IEEE 315 does not assign a unique single-letter designator specifically to buffer gates; U is the standard designator for all digital ICs.
What are common buffer IC part numbers?
Common single-direction buffer ICs include the 74HC125 (quad tri-state buffer, active-LOW enable), 74HC244 (octal tri-state buffer, active-LOW enable), and 74HC367 (hex buffer with two independent enable inputs). Bidirectional bus transceivers include the 74HC245. High-current clock buffers include the 74ACT244 and specialised clock fanout buffers such as the Texas Instruments CDCE series.
Place the Buffer symbol on a wiring diagram or schematic in the free online circuit diagram maker — no download required.